Analyzer adds PCIe 6.0 base specification receive test
Anritsu has added support for the PCI Express 6.0 (PCIe 6.0) Base Specification Receiver Test (Rx Test) to its MP1900A Signal Quality Analyzer.
As well as adding support for generating PCIe 6.0 Base Specification Compliance Test patterns, the MP1900A certified PCIe 3.0/4.0/5.0 tester now has an SKP function to filter SKP packets to support separate clock architecture (SRNS).
The analyzer provides each Preset and Compliance Test pattern required by PCIe 6.0 as well as built-in SKP filter function for common and separate clocks (SRNS) plus real-time FEC Uncorrectable error measurement. This cuts test time using automation for efficient evaluation with one tester for tests from PCIe 3.0 to PCIe 6.0.
It supports device margin tests with measurement functions including high-quality PPG waveforms, high-sensitivity reception PAM4 ED, and generation of various jitter types; multi-channel platform and software architecture for future PCIe 6.0 CEM specification. It also automates stressed signal calibration and BER measurement using automation software.
Anritsu is also extending its tester functions with a focus on the PCIe 6.0 Base Spec. Compliance Test.
The spread of 5G services facilitating large data communications at high speeds is driving rapid evolution of new technologies, such as edge computing, IoT, and AI. At the same time, the internal interfaces of transmission equipment, servers, and storage in data centres forming the base of this technical revolution are switching to the faster and larger capacity PCIe standard.
Following completion of the PCIe 6.0 Base Specification in January 2022, development of the CEM specification to assure compatible connections is progressing ahead of the start of correlation tests in 2023. Since the PCIe 6.0 standard is the first to support new technologies, such as PAM4 modulation and Forward Error Correction (FEC), it requires test methods for evaluating the quality of 32 Gbaud PAM4 signals with a 1/3rds smaller Eye opening, as well as for measuring the BER and evaluating FEC.
The MP1900A is a high-performance BERT for Rx tests of high-speed computing and data communications interfaces including PCIe, USB, Thunderbolt, and 400/800GbE. Link Training and LTSSM functions are supported by an industry-best level PPG for high-quality waveforms, high-sensitivity input ED, high-accuracy jitter generation source (SJ, RJ, SSC, BUJ), and CM-I/DM-I, facilitating various applications, including Compliance and Margin tests as well as troubleshooting.
Other PCIe 6.0 articles
- First PCIe 6.0 clock buffers and multiplexers
- 5nm test silicon for PCI Express 6.0
- PCIe 6.0 specification approaches release
Other articles on eeNews Europe
- UK prepares for its first satellite launch
- Softbank pays US startup to take on Pelion
- ST taps EU Chips Act for SiC wafer plant
- ITAR-free integrated vision system for SOSA designs
- Foundry data shows the cracks in the semiconductor market
- Mobileye files for IPO, reveals data
If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :
