MegaChips launches 16nm analog ASIC for 5G
The analog ASIC provides a 14-bit, 3.4Gsps/6.8Gsps ADC and 12-bit, 3.4Gsps/6.8Gsps DAC—in a 16nm SoC that saves power, cost and space when compared to a circuit made of an FPGA and discrete ADCs.
The Analog Mega Block (AMB) intellectual property design includes ADCs, DACs, PGAs, IAMPs, PLLs and filters.
“Achieving compliance with today’s communications standards is a long and complicated process,” said Masahiro Konishi, general manager of MegaChips. “We have a dedicated team of experts focused on AMB development. They work alongside our customers as a virtual R&D team, from the initial design specification through certification and production ramp up.”
“MegaChips has a long track record of successfully delivering state-of-the-art high-speed ASICs for passive optical networks (PON), home networks (HPNA, G.hn), and access networks (G.fast),” commented Yuji Sakuma, general manager of MegaChips.
MegaChips previously added a 28nm AMB with 0.6Gsps/1.2Gsps, 14-bit ADC and DAC and a 65nm/130nm AMB with 200Msps/400Msps 12-bit ADC and DAC to its analog ASIC IP family.
Related links and articles:
News articles:
MegaChips designs Bosch into navigation subsystem
