Buffer Architecture for generating delay

By Freescale Semiconductor
Download White Paper
Share:

In shrinking technologies, all SoC’s have to work in multiple modes and at multiple corners. It is a tough challenge to meet setup and hold in all corners. Hold violation closure for a design involves Non-Si Hold closure (due to clock - skew) and Si Hold closure (due to clock and data noise). Read More


The conventional buffer cell design is not able to provide the desired delay needed for hold fixing and if a lower strength buffer needs to be used for more delay then that buffer suffers from noise.
All these shortcomings motivated us to develop a new buffer cell that is capable of meeting hold timing without any impact in area, and having a high delay with the same noise immunity, i.e., a cell with more delay and with the same drive strength so that it’s noise immunity also remains same.


Disclaimer: by clicking on this button, you accept that your data might be communicated to this company. If you do not want us to communicate your data, please update your details on your profile

Download White Paper
White Papers
10s