EDA tool for automatic generation of IP blocks

September 28, 2021 // By Peter Clarke
EDA tool for automatic generation of IP blocks
GBT Technologies Inc. (Santa Monica, Calif.) has announced it is developing EDA software to automate the generation of reusable intellectual property.

The software tool will read process design rules, constraints, and detailed system specifications and automatically generate an IP layout block. The primary goal of the technology is to reduce design time as well as the silicon area of circuits.

"The technology is manufacturing process aware to support older and advanced nanometer processes, making it a flexible tool for IC design firms," said Danny Rittman, CTO of GBT, in a statement. "An automatic IP layout block generator will offer the capability to create the necessary sub-systems at a very short time, enabling much faster and cheaper IC projects designs."

No indication was given of how the tool would work or how broadly generic or specialized it would have to be.

Related links and articles:


News articles:

AI startup raises funds to improve chip yields

RF EDA tools move to the cloud

AI tool cuts 3nm chip design times

EDA flow cuts ASIC modelling time from months to days

Vous êtes certain ?

Si vous désactivez les cookies, vous ne pouvez plus naviguer sur le site.

Vous allez être rediriger vers Google.