European Processor Initiative tapes out test chip

June 01, 2021 // By Peter Clarke
European Processor Initiative tapes out test chip
The European Processor Initiative, a European Union backed scheme to develop chip technologies for high-performance computing, has taped out its first test chip.

The EPI, a consortium of 28 partners from 10 countries, is set to receive €120 million from European Union taxpayers under the Horizon 2020 scheme to bolster its attempt to provide European independence in HPC chip technologies and HPC infrastructure.

The EPAC 1.0 test chip is now ready to be sent to fabrication, It contains a number of accelerator cores some based on RISC-V instruction set architecture.

EPAC layout with VPU, STX and VRP accelerators occupying 25 square millimeters in Globalfoundries' 22FDX manufacturing process technology. Source: European Processor Initiative.

The test chip contains four vector processing micro-tiles (VPU) composed of an Avispado RISC-V core designed by SemiDynamics Technology Services (Barcelona, Spain) and a vector processing unit designed by Barcelona Supercomputing Center and the University of Zagreb.

Each tile also contains a Home Node and L2 cache, designed respectively by Chalmers and Forth, that provide a coherent view of the memory subsystem. The Stencil and Tensor accelerator (STX) was designed by Fraunhofer IIS, ITWM and ETH Zürich, and the variable precision processor (VRP) by CEA LIST. These specialized accelerators are connected with very high-speed network on chip and SERDES technology from Extoll GmbH (Mannheim, Germany).

The test chip was finalized by Fraunhofer IIS for production by Globalfoundries using its 22FDX fully-depleted silicon-on-insulator (FDSOI) manufacturing process. It is due to be evaluated in an FPGA-based board being designed by Forth, E4 and the University of Zagreb.

Next: steps

Vous êtes certain ?

Si vous désactivez les cookies, vous ne pouvez plus naviguer sur le site.

Vous allez être rediriger vers Google.